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INTRODUCTION
The simplest digital computer system is the one associ-
ated with bit-by-bit approximation. The bit-by-bit machine
( BBBM ) consists of two elementary operations— addition and de-
cision. Having a set, S, and a binary relation, R, for any two
elements of S, a, and b, the decision that is made is whether a
is related to b by R. This report will concentrate on develop-
ing such a decision device, a digital comparator. The set, S,
will be the set of positive binary integers; and three binary
relations will be considered—greater than, less than, and equal
to. The decision to be made will therefore concern the relative
size of two positive binary numbers. Also considered is the
nonnumerical problem of ordering a set of numbers ascendingly
or descendingly according as the binary relation greater than
or less than is used, respectively.
2THE BIT-BY-BIT PROCESS
The bit-by-bit process consists of successive binary ap-
proximations for evaluating exactly or approximately, within
specified limits of accuracy, the value of a function when a
positive finite value is assigned to the independent variable.
Basic to this method is the construction of a test function; and
for each approximation the test function is compared with zero
by means of a comparator to determine the next approximation.
The bit-by-bit process will be illustrated by calculation of
log2 x.
Given a value of x such that 1 < x < 2 and x is of finite
length, consider finding f such that 2f = x. The given interval
for x implies that
.0 < f < 1. Construct the following test
function, tn ,
where fn is the nth bit approximation to f, and define an
auxiliary function, an , as
a = 2
2.2n (f-fn )
n
In terms of the auxiliary function, the test function becomes
*n = an " 2.
As a first approximation, choose
fn - 1 =
and obtain a = x2
. If tn < 0, then the approximation is too
large, and as the next approximation, fn+i, choose fn+1 = fn .
3Prom the definition of the auxiliary function, an+1 = (an )
2 in
this case. If t
n > 0, then the n
th bit approximation is too
small, and as the next approximation select fn+1 = fn
+2"^ n+1 ^.
For this case, an+1 = (an/2)
2
.
The stop function for the process is an arbitrary given
number. For example, the process may be terminated when n = 10,
or when the difference of fn+1 and fn is smaller than some
specified value. The flow chart illustrating the process is
shown in Fig. 1.
Suppose a value X > 2 is initially given. Now, an F > 1
is sought such that 2P = X. Divide X by 2 repeatedly until X
is transformed into a value x such that 1 < x < 2; that is,
X2~ P = x, where 1 < x < 2.
Now f may be found such that 2f = x. The inverse of the above
transformation is now applied to x to obtain F; that is,
F = f + P .
Similarly, if a value X < 1 is given, transform X by mul-
tiplying by 2P until an x is obtained such that 1< x < 2. Then
apply the inverse transformation, 2~ P
,
to x and get F.
In the above bit-by-bit process and in all digital com-
puters, an exceptionally important and very elementary operation
is the comparison of two numbers. The device which accomplishes
this task shall be singled out, and the remainder of this paper
will be concerned with the investigation, construction, and
application of such a digital comparator.
kFig. 1. A flow chart for the bit-by-bit
approximation of f = log2x.
5THE LARGER OP TWO BINARY NUMBERS
The Basic Operation
Given two positive binary numbers, x and y, each b bits
long, one may be subtracted from the other and the larger of
the two may be found by checking the sign of the remainder. It
will be shown that the subtraction operation may be replaced by
the simpler addition operation.
Definition 1. The degree of a binary number having b
bits is b - 1.
Definition 2. The ones complement of y is a number y such
that the ones of y are replaced by zeros and the zeros of y are
replaced by ones.
Theorem
.
Given two positive binary numbers, x and y, each
of degree n, and consider the basic operation x + y. If x > y
then the b + 1 bit, the last carry or overflow bit, will be a 1.
If x < y then the last carry bit will be a 0, or equivalently
there will be no overflow.
Proof. 1. Assume x > y and consider x - y. For any posi-
tive. binary number, y, of degree n,
y + y = 2n+1 - 1
or
-y = y _ 2n+1 + 1
Then, x-y = x + y- 2n+1 + 1 > 0.
x + j > 2n+1 - 1
x + y > 2n+1
6Therefore there is always an overflow if x > y.
2. Assume x < y. Now,
x-y = x + y"- 2n+1 + 1 <
x + y < 2n+1 - 1
x + y < 2n+1
3. Finally, if x = y,
x-y = x + y- 2n+1 +1=0
x + j = 2n+1 - 1
x + y < 2n+1
Therefore there is no overflow if x < y. End of proof.
Therefore to find the larger of x and y, the sum of x and
y must be formed and the overflow bit determined.
Realization of the Basic Operation
Using parallel addition, if x and y are b bits long, then
b adders are required. The first adder is a half-adder since
the inputs are Xq and yQ with no previous carry bit. The truth
table for the half-adder is given in Table 1. In Table 1,
s =
^
x + ^ 1,10(3 2 and c ls the cariT Dit - Resulting Boolean
expressions are:
s = ¥o + Wo
c
o = xoyo
The remaining b - 1 adders are full-adders since each will have
the three inputs x± , j± , and o^, where is the previous
Table 1. Truth table for the half-adder,
*0 yo so c
carry bit. The full-adder truth table is given in Table 2,
Table 2. Truth table for the full-adder.
; i-l
1 1
1 1
1 1 1
1 1
1 1 1
1 1 1
1 1 1 1 1
The full-adder's Boolean expressions are:
s i = ¥i c i-i + Vi^i-i + v±°t-i + xiyi<>i-i
c i = yi ci-i + H c i-i + ¥i
8Physical realization of these Boolean expressions are shown in
Pig. 2.
In the circuit of Pig. 2, it would be just as feasible to
use direct subtraction in finding the larger of x and y. How-
ever, using the basic operation, the sum itself is of no impor-
tance. Only the overflow bit contains the information of inter-
est. Therefore the previous circuit components may be reduced
by constructing each adder modulo its summer, that is, construct-
ing only the "carry bit generator" (CBG)
. The resulting circuit
is shown in Pig. 3. With the overflow bit now available, it
remains only to determine whether it is a 1 or a 0.
The above process has destroyed both x and y. The larger
of the two is not available as an input if it should be desired
to compare it with a third positive binary number, z. In the
next section, reconstruction of the larger number will be
undertaken.
The Maximum of N Binary Numbers
Given a set of positive binary numbers, (x-^, x2 , x^, . . .,
x^
,
the maximum of the set may be found by finding the larger
of x-^ and x2 , then the larger of this and x^, and continuing in
this fashion until all the numbers in the set have been ex-
hausted. It was seen earlier though that in finding the larger
of x-l and x2 both were destroyed. Therefore the larger of the
two much be reconstructed so that it is available as an input
to be compared with x^, and likewise for each successive maximum.
9
10
11
A circuit to accomplish this task is shown in Fig. i}..
Represented is a single bit section.
Here x^. and xik are the i
tn bits of the j tn and ktn
numbers in the set. As x^j and are put into the i tn carry
bit generator, each is also put into an RS flipflop containing
a trigger input. A positive pulse will be used for a 1 signal,
and a negative pulse for a signal. The operation table of
an RS flipflop is shown in Table 3. The present state is denoted
Table 3. Operation table of an RS flipflop.
by q and the next state by Q. Operation of the trigger terminal
is such that if a negative pulse, a zero signal, is applied to
it, the present state is complemented.
It is desired that the output state of the flipflop corre-
spond to the set input s. Looking at conditions 3 and 5 of the
operation table, it is seen that if the present state is and
if the reset input is the complement of the set input, then the
next state or output will be the same as the set input.
12
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Pig. 1^.. A circuit to reconstruct the i th bit
of the larger. of x. and x^.
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The input bit, Xj_
, will be applied to the set terminal and
its complement to the reset terminal as shown in the circuit dia-
gram. The delay, B1 , is introduced to allow time for the inver-
sion of xi so that x,- and x n- arrive at their respectivexn xn 1n
terminals simultaneously.
The operation table of the flipflop shows that in condition.
5 when xin is a 0, the next state is a 0. However, this is the
desired state at the time the input x^ is applied. Therefore
no difficulty is encountered concerning the present state upon
applying the input which follows x-s . In condition 3 where x n-
^-n in
is a 1, the next state is a 1. Thus in this case the state must
be complemented before the next input is applied. If xn- is axn
1, then the signal at the reset terminal is a and if this is
applied to the trigger terminal, the flipflop is put in the
state. If xin is a 0, then the reset signal is not desired at
the trigger input. Therefore the reset signal is first applied
to a diode connected to admit a negative pulse and then applied
to the trigger terminal. The delay, D2 , is introduced so that
the state is not changed before it is known whether x* is to
be reconstructed; that is, not before the signal from the last
carry bit generator arrives.
To determine whether cb is a 1 or a 0, cb is brought to a
junction of two diodes as shown in Pig. 1+. The left diode, dj,
admits a positive pulse and the right diode, d2 , admits a nega-
tive pulse. If cb is a 1, then d 2 does not conduct, and the 1
signal at d-j^ along with the output of FFlt x^, are put into an
AND gate, A 1 . The output of the AND gate, A-^ Xij- is desired
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since cb = 1 implies Xj > xk . Now xij. is fed back and replaces
xik in FF2 for tiie next comparison. In FF-^ x^. is replaced by
the i th bit of the next number in the set, xix . In case c fe is
a 0, diode d-j_ does not conduct and the signal at d2 is in-
verted. The resulting 1 signal along with the output of FF2 ,
xik , are put into an AND gate, A 2 . The output of this AND gate
is xik which is now desired since cb = implies xk > Xj. Here
xik is fed back and used again in FP2 for the next comparison.
As before, x^j in FF
1 is replaced by xijt .
The STOP function in the feedback path may be set at N - 1
cycles for N numbers in the set. Then the i th bit of the maxi-
mum is brought to a register cell, m^. If the circuit of Fig. Ij.
is paralleled, one for each bit, the maximum of the set of num-
bers appears in register M.
Ordering a Set of N Binary Numbers
The maximum of the set of numbers has been found previously
and has been placed in a register, M^. The process may now be
repeated using the remaining subset of N - 1 numbers. The maxi-
mum of this subset is placed in a register, M2 . Continuing in
this fashion, and placing the last number in register MN , the
numbers in the set appear in registers M-^, M2 , . . . , MN in de-
scending order. In obtaining the first maximum, N - 1 compari-
sons were necessary. To find the second maximum, N - 2 compar-
isons were needed. Therefore the total number of comparisons,
T, necessary to order the set of N numbers is given by
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T = (N - 1) + (N - 2) + (N - 3) + . . . + 1.
Since this is just the sura of the first N - 1 positive integers,
N(N - 1)
T = .
2
If the set is thus ordered and register MN is considered, then
the minimum of the set is available. The case in which the
minimum is desired rather than the maximum will be discussed
next
.
The Minimum of N Binary Numbers
Given two positive binary numbers, Xj and xk , and consider-
ing the basic operation, Xj + xk , it was shown that if the last
carry bit, cb , is a 1, then Xj > xk ; and if cb is a 0, then
xj < xk* In finding the larger of x. and xk , the circuit of
Pig. I± was used to reconstruct the i th bit of Xj if cb is a 1
or the i th bit xk if cb is a 0. It is desired to use the cir-
cuit of Fig. ij. to reconstruct the ith bit of the smaller of Xj
and xk . If cb is a 1 or a 0, the i
th bit of xk or Xj, re-
spectively, is to be reconstructed.
In order to accomplish the abpve task, only a single addi-
tion to the circuit is necessary; that is, a reversing switch
need be placed in the lines at points P 2 . With the switch
in one direction, the circuit is unchanged from that shown in
Pig. k' If the switch is in the other direction, then diode,
d]_, is connected to AND gate, A 2 ; and diode, d 2 , is connected
to AND gate, A-,.
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In this case, if cb is a 1, the 1 signal at d1 is brought
to AND gate, A 2 , along with the output of FF2 , xik . The output
of A 2 , xik , is desired since cb 1 implies xk < Xy As before
xik is fed back and used again in PP 2 for the next comparison;
and xij. is replaced by the next input, xix . If cb = 0, the
signal at d 2 is inverted, but now the resulting 1 signal is
brought to AND gate, A-^ along with the output of PP1 , x± ..
The output of A-j_ is as desired since cb = implies x. < xk
Again, x
±
.
replaces xlk in PP2 . The minimum of the set of num-
bers will now appear in register M. The set may be ordered in
the same manner discussed earlier, but now the numbers appear
in registers M-^, M2 , . . . , MN in ascending order. The same
number of comparisons is needed in both cases.
APPLICATIONS
The Median
Given a set SQ = ^x-L , x2 , . . ., x^where the xi are posi-
tive binary numbers and N is odd, the median of the set may be
found by repeated use of the basic operation. The maximum of
the set is found by the method described earlier. Similarly,
the minimum element of S Q is found. Now, both the maximum and
the minimum are removed from the set. The remaining subset,
sb> is sb = s a ~ Cxa max* xa min~) • Tne maximum and minimum
of Sb are likewise found and removed. This leaves the subset
S
c
= Sb " { xb max' xb min ") • By successively removing the
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maximum and minimum from the remaining subsets, a subset is
ultimately obtained for which xM rnflX = ^ min . This value of
x is the median of the original set, S. The subset may con-
tain more than one element, but in that case the elements will
all be identical.
Rank Difference Method of Correlation
Given N corresponding pairs of measured items (xi , yi ),
i = 1, 2, . . . , N. Let the corresponding rank numbers be
(Pi» qj_) where p i =? 1 for the largest x± , pi = 2 for the next
largest x
± , and so on. Similarly, qi = 1 for the largest y^,
q1 = 2 for the next largest y i , etc. The rank difference co-
efficient of correlation is given by
p . ,
.
*I<Pi - «i>
2
N(N2 - 1)
If the pairs (x^ yi ) are considered as two sets of numbers,
X = {xi) and Y = > each set may be ordered descendingly by
using a digital comparator. Having the sets ordered, it is now
very easy to determine the corresponding rank numbers to be used
in the expression for the coefficient of correlation.
The Mode
Given a set of N binary numbers, (j^, x? , . . ., x^ , a
weighting factor, f
±
> 0, is associated with each x. . The
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weighting factor may be the frequency, reliability, or some
other indicator. The mode of the set is defined as that value,
xi , with which the maximum weighting factor, f,, is associated.
Therefore the comparator may be used to find the maximum of the
set, f^
,
and then the corresponding is the mode.
Numbers in a Specified Interval
Given a set of positive binary numbers, (x-^ x2 , . . ., xN^
the xi which are sought are those which are in the open in-
terval between «< and p. First, each number in the set is com-
pared with and those which are greater than ^ are stored in
a register, M. After the elements of the set have been ex-
hausted, those xi > * are successively removed from the register
and compared with (3. Now those x^ for which p > are returned
to register, M. When these comparisons are completed, the xi
in the register are such that «< < xi < p.
SUMMARY
This report primarily contains a development of a digital
comparator which in conjunction with the often discussed adder
results in the integrated bit-by-bit machine.
A basic operation was defined, and it was shown that the
operation yields a signal which always indicates which of two
positive binary numbers is the larger; a realization of the
19
operation is given. A physical realization is then developed
for finding the maximum or minimum of a set of binary numbers
and is subsequently used in ordering the set. Several appli-
cations for the digital comparator are briefly discussed.
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The simplest digital computer system is the one associated
with bit-by-bit approximation. The bit-by-bit machine consists
of the two elementary operations of addition and decision.
Having a set, S, and a binary relation, R, for two elements of
S, a and b, the decision that is made is whether a is related
to b by R.
This report primarily contains a development of a decision
device, a digital comparator, which in conjunction with the
often discussed adder results in the integrated bit-by-bit
machine. The set, S, is the set of positive binary integers;
and three binary relations—greater than, less than, and equal
to are considered. The decision that is made therefore con-
cerns the relative size of two positive binary numbers.
A basic operation, x + y, is defined; and it is shown that
if the last carry bit, cb , is a 1, then x > y, and if c fe is a
then x< y. A realization of the operation is given. A physical
realization is developed for finding the maximum or minimum of
a set of binary numbers and is subsequently used in ordering
the set ascendingly or descendingly according as the binary
relation greater than or less than is used, respectively.
Several applications for the digital comparator are briefly
discussed.
